Abstract -A transceiver for single-lin among sensor nodes of a body-area network meant to operate on a mesh like network interconnected by two conducting-textile lin both power and communication features. The are sewn directly to the garment in order mobility and comfort. For the same reason placed in a central processing module is used t nodes. A low-dropout voltage regulator s transmission-line via a low pass filter ensure respective 3 V DC power supply. Power-line performed using a binary phase shift keying m over a non-zero direct current line voltage at a transceiver includes also line-fault testing to de are likely to occur due to the stress applied yarns.
INTRODUCTION
With the continuous increase of populati a strong trend emerged in the biomedical a which consists on pushing health monitoring to the user, in an effort to reduce costs and life quality. This way, the hospital concept into smaller and more distributed healt including home, up to the point where some tasks can be done with the patient living his d
With this goal in mind, a significant re been made to develop economic yet reliabl providing, as non-obtrusively as possible, po of biological signals. Many of the solution proposed so far are based on placing sensors can be worn without any extra special care these require the implementation of a b (BAN), where information and power flo nodes, until data is eventually transmitte computer for analysis [2] .
That has been pursued in the ProLimb a (http://proj.inescporto.pt /prolimb /sivic developing a BAN to capture electroca cardiorespiratory, or electromyographic (EM as inertial data (with accelerometers and composed by a group of sensor nodes interc textile-conductive yarns. Fig. 1 shows an eto capture EMG and kinematic signals of th gait analysis purposes. It comprises eight no lower limb) interconnected in a mesh topo connected to a central processing module (C data is sent to an external laptop or PDA with or E-Textile Body-Area 
ork (BAN); powerift-keying (BFSK);
on life expectancy applications arena, g procedures closer provide for better is being translated th care services, health monitoring daily life [1] . esearch effort has e tools capable of ortable monitoring ns that have been s on garments that e. The majority of ody-area network ow among sensor ed to an outside nd SIVIC projects c) which aim at ardiogram (ECG), G) signals, as well gyroscopes). It is connected through legging developed he lower limbs for odes (four in each ology ( Fig. 2 ) and CPM), from which h a Bluetooth link. Data is routed in the m communication protocol -Sou Forwarding (SRMCF) [3] . The network can be exte prepared to capture different sensor node developed to oper aortic surveillance system, c monitor and an advanced Endovascular Abdominal Aort which allows capturing a 1 abdominal aorta intra-sac pressu Conductive yarns have proved to be convenient from the obtrusiveness point of view, since these allow channels among nodes to be sewn to the garment, improving user's comfort and mobility. But still, there are some drawbacks associated to this solution, which are essentially due to higher and more variable impedance characteristics, compared to those provided by traditional copper wires. TABLE I. shows the impedance variation observed when stretching or relaxing 60 cm long conductive spun yarns made with: (type 1) a mixture of a nonnatural fiber (like polyester) and stainless steel fibers, and (type 2) yarns made with twisted filaments, each one a polymeric filament covered by a very thin layer of conductive material, generally silver [5] . A two dimensional yarn display on the garment is also a limitation that can demand an increase of yarns length to avoid overlap, and thus a worsening of line impedances. Other critical aspect concerns the interconnections' reliability, since these garments are likely to be subject to frequent wear and washing cycles, i.e., subjecting the yarn to a very hostile environment, which can result on faults electrically translatable into line short or open circuits. Different solutions to address these challenges have been published, and some are still under development, for this is actually a very active research subject at the moment. To exchange data wireless communications are often used, but still they come at the cost of higher power consumption, which is a critical aspect on a system where the number of batteries and bulky components is to be kept to a minimum [6] . Wired networks are preferable from this point of view, but the communication between nodes is harder to perform due to the type of transmission lines in use, which are mainly chosen after a trade-off between user's comfort and electrical characteristics.
Power-line-communication (PLC) is a very demanding feature on wired nets and its implementation is not always straight forward. In [7] a solution is presented where communication and powering functions are performed through the same transmission line, but in different time intervals, which comes at a cost of reduced efficiency data-exchange rate due to line allocation for different and non-coincident functions. With such operational characteristics, the need arises for node capacitors to be relatively larger in order to maintain local power supply during communication.
As far as testing is concerned the most commonly seen strategy consists in transmitting a stimulus, most of the time a pseudo-random-bit-sequence (PRBS), and simultaneously read and store it through multiple but equal receiver arquitectures at the same port. Posterior to that, all the corresponding values are compared, the associated results are weighted, and based on such function a decision is made to characterize the transmission line as being in good condition or not [8] . This is a commonly adopted strategy, but it can consume considerably higher power due to the multiple components being involved.
To address the power distribution, communication, and testing issues presented above a specific transceiver has been developed, capable of driving these higher and variable impedance transmission lines, to provide communication at 10
Mbps rate over the power DC line voltage, in order to reduce the number of yarns needed to perform both functions without impairing data rate communication. Some details on the BAN system are presented in section II. The main blocks of the transceiver being proposed are described in section III, being post-layout simulation results of the demonstration prototype chip presented in section IV and final remarks and conclusions in section V.
II. SYSTEM DESCRIPTION
The power line communication (PLC) in a mesh network (Fig. 2 ) scheme being developed allows for more than two sensor nodes to communicate between each other simultaneously as the pulse signals in the interconnections between different node pairs are independent. This allows increasing data rate and provides for a better synchronization among data captured by the different nodes. The main power supplying battery is placed in the CPM and power distribution is ensured by a line-to-line AC filtering scheme along with specific low-dropout regulators (LDO) existing in each sensor node, to provide the internal power source. Fig. 4 shows a high-level block diagram of the developed integrated circuit (IC) and its peripheral components. To perform data injection into the non-zero DC voltage line, the Transmitter block uses a capacitive coupling solution designed in such a way that provides a binary phase shift keying (BPSK) modulation, consisting on the generation of positive/negative pulses, for every data signal rising/falling edge, respectively [9] [10]. Data demodulation is carried-out at the Receiver block within a clock-less, simple and practical scheme using a biased Schmitt Trigger (ST), aiming at performing its function efficiently with the minimum number of components possible, which also contributes to reduce power consumption. This is a very important aspect since a single battery is used to power all sensor nodes throughout the network, in an attempt to improve the non-intrusiveness characteristics of the wearable system, as batteries tend to be bulky. A specific block allows detecting line faults during normal mission operation. Short-(SC) and open-(OC) circuits are detected which actually correspond to, respectively, line impedances lower and higher than acceptable thresholds. This test procedure does not require the observation of transmitted pulses at the receiving node, what allows for a simpler operation as no additional communication is needed to capture the received signal. Instead, it consists of sensing the voltage drop in the parasitic ohmic resistance of an inductor (L_lp, Fig. 4 ).
III. TRANSCEIVER FUNCTIONAL
This section describes the role and operat the blocks of the proposed IC, identifie Transmitter, Receiver, Line Fault Detecto Voltage Generator.
The LDO scheme won't be described in d it is based on the solution presented in [11] . I design is to power supply all the blue area bl controller with regulated 3 V DC at 50 mA margin-current-value since the processing un 10 mA and the rest of the circuit won't need to operate properly. In order for such p achieved, a minimum of 3.1 V DC must LP_in pin, so that the LDO 100 mV compensated without compromising functio useful feature of this specific block is its Control (DFC) stage that enables the place C_ldo at the output without consequent oscil enhances the quality of the 3 V voltage control kicks in for very small load situati also drive the LDO into oscillation if the D present. The reference voltage of this block Reference Voltage Generator, which will be d
The transmission line impedance (Zline, a resistor-inductor series of nominal values respectively, obtained according to inform TABLE I. for a 60 cm long yarn of type 1, for this application due to its better impedan compared to those of yarn 2. These are upp assumed in order to assure a worst case s since sensor nodes will hardly be 40 cm awa in the legwear prototype being developed, impedance will be smaller. Notice that two per node connection, of which one is used t and data, while the other provides ground (G every node in the net. In Fig. 4 , the IC pi GND is common to every block and thus simplicity and better conceptual und connections were omitted. For similar re transmission-line port is represented, but mo the cost of replicating the blue zone blocks addition. An identical procedure must also each respective transmission-line's AC filter to be connected to LP_in pin, in parallel wit more I/O ports can be created in each node' allows creating a variety of different inte mesh-like fashion, with line-to-line AC isola the second-order low-pass filter C_lp and L_ the AC data signals and prevents them fro other line besides the one they are meant to. O with such scheme, the DC line voltage comp to all nodes, resulting in a power sourcing r the current flowing from the system's ba location. However, due to the line's impedan will occur and result on a progressively de voltage as the distance to the battery increase
A. Transmitter
The strategy adopted to generate comm over the DC voltage line relies on capacitiv output of two in-series inverters to the transm 5). Transistors Q3 and Q4 are made relativel provide for a good voltage swing, which in tu capacitor to properly generate data pulses du function. This way, a positive/negative BLOCKS tion of each one of ed in Fig. 4 as or, and Reference detail here because Its function on this locks and the local A, which is a safenit consumes about more than 1.5 mA erformance to be be assured at the voltage drop is onality. One very s Damping Factor ement of capacitor llation, which thus source. The same ons, which would DFC action wasn't is generated at the described later. Fig. 4 Since Q3 and Q4 dimens previously presented reasons, th not be availed to control pul important parameter, since it duration. That function is en outside the chip because the req achievable with an integrated among nodes vary, this extern adjusted to each case. That manipulated to match the puls operation conditions. By doing improved, since larger pulses ( only generated where really nee With C1 being 10 pF and 39+jω984 10 Ω, R1 was pulses amplitudes result in 600 order for them to be easily dis noise on the receiver's side of th
B. Receiver
To detect and demodulat Schmitt-Trigger (ST) inverter i ensures that the positive and n once the line voltage goes threshold values. Another impo that between the two threshold is tolerated without compromisi a rising/falling edge on the data sions are restricted due to the heir conduction resistance could ses' time constant, which is an determines their amplitude and sured with resistor R1, placed quired low tolerance value is not d resistor. Also, as net lengths nal resistor can be specifically is, each time constant can be ses amplitude to the demanding this, power management is also (which imply higher power) are eded.
uit scheme.
gger circuit scheme.
d the line impedance equal to designed to be 2.5 kΩ so that mV with a duration of 3.4 ns, in stinguishable from eventual line he line.
e the received data, a biased s used whose hysteresis window egative pulses are only detected above or below the designed ortant advantage of this design is s, a certain amount of line noise ing the communication.
Pulse detection demands fast operation fro and for that reason the conventional version not be used. The adopted alternative is prese positive edge threshold voltage is defined by Q10, whereas that of Q9 imposes the negativ ratios of the ST input inverter transisto determine the location of the hysteresis wind moving the whole hysteresis window up or do Transistors Q5 and Q6 provide the circui These two transistors are connected in a dio the respective gate-source voltages be respon the desired bias potential. This way a hig from aspect-ratio variations is assured, altern drain-source approach. Such independence fabrication-process induced dimensions considerably change the DC bias point and demodulation efficiency. Capacitor C2 prov with the communication line.
C. Reference Voltage Generator
The LDO and the Line Fault Detector requi voltages. One of those (Fig. 7) was design purpose since it performs a bias function for stages that exist on both blocks and acts at t voltage (Vbias) reference for the LDO. meaning of Vsc and Voc will be presented Detector's section.
In order to improve the accuracy o references all transistors were made with rela ratios to minimize the effect of process-induc In Fig. 7 Q13 to Q16 constitute a boo source, which is adopted here due to i independent characteristics. This is an impo the referred stage is sourced by the local low which is likely to show different potentials f due to transmission-line voltage drops. The is connected to the IC pin R_bias which prov an external 190 kΩ resistor (in a 0805 packa 5 µA current. This small value was adopte consumption purposes, since it is to be subsequent stages. Branches Q17-Q19 and Q Vsc and Vbias voltage references. These two more than one transistor's threshold voltage smaller than the power supply potential minu drain voltage drop.
om the ST inverter of this gate could ented in Fig. 6 . Its the aspect ratio of ve one. The aspect ors, Q7 and Q8, dow, that is, allow own in voltage.
it biasing at 1.5 V. ode mode in order nsible for imposing gher independence natively to using a e is desirable as variations would consequently data vides AC coupling ire three reference ned to be multiple r some differential the same time as a
The values and in the Line Fault of the generated atively high aspect ced variations.
otstrapped current its good voltageortant feature since w-pass filter output, from node to node, source pin of Q15 vides connection to age) for a resulting ed for low power replicated by the Q20-Q21 generate o voltages differ by e, being their sum us the Q17 source-
D. Line Fault Detector
The main goal of this block line is in good condition to be u result to the local controller. T scheme was developed that con differential voltage at the induc non-zero resistance) and then values, from which the result w condition.
As shown in Fig. 8 , this through LP_in and Rx, avoidi but at the same time demandin the printed-circuit-board (PC consists on placing the induc mentioned pins, to prevent the parasitic resistance. The effects were also taken into consider design. In order for the inductor to high internal resistance, a 2 chosen. This value allows gene the same time it is not that degrade the network power fl CPM supplies all nodes in th power/communication (PC) p nodes each; each sensor node mA for the digital controller a circuit.
In the worst case, the indu mA for each PC port at the CP determined by the maximum c This limit has been set to cor power supply currents in a gro Voc is established by the minim an interconnection between comparators are used to comp amplifier with each one of the the result will be the two bits about a line condition -SC cha short-circuit (a current higher th OC behaves likewise for an o smaller than the expected minim IV. SIMULA
The simulation results pr obtained on the Cadence Virtu layout version (Fig. 9) have a considerable but not too 200 mΩ series resistance was rating a workable voltage, but at high that would significantly flow. The battery placed in the he network; the CPM has two ports connected to four sensor consumes around 11.5 mA: 10 and 1,5 mA for the transceiver uctor's current will be about 40 M. The Vsc voltage reference is current that would flow in a PC. rrespond to the sum of the four oup plus a tolerance. Similarly, mum current that would flow in n two sensor nodes. Two pare the output of the sensing ese two references, from which that inform the local controller anges from 0 to 1when there is a han the expected maximum) and open-circuit situation (a current mum).
ATION RESULTS resented in this section were uoso framework with the postprototype demonstration chip MOS technology. The functional mm 2 . Considering also the 10 I/O Fig. 9 . Prototype chip layout. Fig. 10 shows the signals obtained when a PRBS signal is transmitted at a 10 MHz clock rate. Some clock induced noise is visible on the line since the data transmission is being made from a node with no battery, and thus the ground's quality is not perfect. However, it can be seen from the Received Data signal in the bottom of Fig. 10 , that the transmitted information is correctly recovered. The line-noise tolerance characteristic of the receiver's ST prevents received data to be corrupted by the noise seen in the Received pulses. In order to better estimate the chip's power consumption, measurements were made at three different operating conditions: continuously transmission at 10 MHz, 5 MHz and idle state operation. The respective results are 4.7 mW, 4.5 mW and 3.4 mW, corresponding to an average consumption of 4.2 mW (Table II) . When performing communication, the energy required to transmit one bit is about 10 pJ, considering both transmitter and receiver operations. With the AC-filter inductor's 200 mΩ resistance, a power dissipation of 461 µW will occur at the corresponding CPM connection to each fournode group, assuming a 12 mA individual consumption. This power loss progressively drops as the distance to the CPM increases, since the number of nodes left to source decreases accordingly, resulting on a minimum dissipation of 28.8 µW at the end of the chain. While performing a 10 MHz continuous transmission, the power dissipation on the 2.5 kΩ R1 is 503 µW, decreasing to 344 µW if frequency decreases to 5 MHz. Preliminary experimental results have also been obtained with the fabricated chips. Fig. 12 shows the waveforms of a ~11,5 MHz frequency signal transmitted between two chips interconnected with 20 cm conductive yarns; CH1 is the signal applied in the transmitter input (T_Data in figure 4 ) and CH4 is the signal captured in the receiver outpu (R_data in figure 4 ). It can be seen that the signal is eficiently transmitted, even at a frequency higher than the 10 MHz specification. 
V. CONCLUSIONS
The design of a new transceiver specifically developed to be used on wired body-area networks implemented within technical fabrics substrates using conductive yarns for both communication and power distribution, is presented. This transceiver provides power-line communication through a capacitively coupled binary phase shift keying mechanism and generates a regulated 3 V DC voltage to source all the node's sub-systems after the non-regulated line voltage. Line-fault testing capability is included which allows detecting short and open circuits, as well as considerable deviations of the line impedance. A prototype demonstration chip was designed and fabricated in a 0.35 μm MOS technology. Post-layout simulation results are presented which illustrate the transceiver operation and confirm the functionality of the line-fault detection scheme being proposed. Preliminary experimental results show that efficient communication is achieved.
